

FORM PTO-1449 (REV. 7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO.: 57941.000062	SERIAL NUMBER: 10/716,595		
LIST OF MATERIALS CITED BY APPLICANT (Use several sheets if necessary) Page 1 of 1				APPLICANT(S): MICHAEL FARMWALD et al.			
				FILING DATE: November 20, 2003		GROUP ART UNIT: 2818 2827	
U.S. PATENT DOCUMENTS							
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE
TNT	1.	5742798	04-21-1998	Goldrian			
TNT	2.	4480307	10-30-1984	Budde et al.			
FOREIGN PATENT DOCUMENTS							
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS AND SUBCLASS	TRANSLATION PROVIDED	
						Yes	No
TNT	3.	2000035831 A	02-02-2000	JP		X (Abstract)	
TNT	4.	0 348 113 A2	12-27-1989	EP			X
OTHER MATERIALS (Including Author, Title, Date, Pertinent Pages, Etc.)							
	5.	Opposition against European patent 0 525 068, (Application No. 91 908 374.1-2201) (German & English Translation), 04-15-2004					
	6.	Communication of the Technical Board of Appeal 3.5.1 pursuant to Article 11 (1) of the rules of procedure of the Boards of Appeals in the Opposition against European patent 0 525 068 (Application No. 91908374.1-2201), 11-20-03					
	7.	Brief Communication in the Opposition against European patent 1 022 642 (Application No. 00108822.8), 04-16-2004					
	8.	Minutes of the oral proceedings of February 10, 2004 in the Opposition against European patent 0 525 068, 02-18-2004					
	9.	LU et al., The Future of DRAMs, ISSCC 88, 02-18-2004, pp. 1-2					
	10.	Opposition against European patent 1022642, (Application No. 0010822.8) (German & English Translation), 03-02-2004					
	11.	Opposition against European patent 1004956, (Application No. 00010832.4) (German & English Translation), 03-03-2004					
	12.	Opposition against European patent 1022642, (Application No. 0010822.8) (German & English Translation), 07-15-2004					
	13.	Opposition against European patent 1004956, (Application No. 00010832.4) (German & English Translation), 07-15-2004					
	14.	Intel, iAPX 43204, iAPX 43205, Fault Tolerant Bus Interface and Memory Control Units, pp. 1-32, March 1983					
	15.	Intel, Electrical Specifications for iAPX 43204 Bus-Interface Unit (BIU) and iAPX 43205 Memory Control Unit (MCU), March 1983					
	16.	Intel, Memory Components Handbook, 1985					
	17.	Summons To Attend Oral Proceedings Pursuant to Rule 71(1) EPC in the Opposition against European patent 1 004 956, 07-20-04					
	18.	HUBER, Expert Report Regarding the Invention Claimed in Rambus' EP 0 525 068 Patent vs. The CVAX CMCTL—A CMOS Memory Controller Chip and Designing Memory Systems with the 8K x 8 iRAM, July 13, 2004					
	19.	Decision of February 12, 2004 by the Board of Appeals of the EPO in the Opposition against European patent 0 525 068 (Application No. 91908374.1)					
	20.	MORGAN, The CVAX CMCTL — A CMOS Memory Controller Chip, Digital Technical Journal, No. 7, August 1988, pp. 139-143					
	21.	FELLIN et al., Intel, Application Note, AP-132, Designing Memory Systems with the 8K x 8 iRAM, June 1982					
	22.	PRINCE et al., Semiconductor Memories, A Wiley-Interscience Publication, 1983					
TNT	23.	Decision of the Technical Board of Appeal 3.5.1 of February 12, 2004 in the Opposition against European patent 0 525 068 (Application No. 91908374.1-2201/0525068)					
EXAMINER <i>TAN T. Nguyen</i>			DATE CONSIDERED <i>4/16/09</i>				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							

SEP 16 2004
U.S. PATENT & TRADEMARK OFFICE